Location:Home / Product / Digital Baseband Test / Bit Error Ratio Tester
M8000 Series Bit Error Ratio Testers
Data Rate
2 to 120 GBd
Integrated Technologies
ISI、Clock Recovery、Equalization、De-emphasis
Channels
1 to 10

Product Overview

Simplified, time-efficient testing is essential when you are developing next-generation computer, consumer, or communication devices. The Keysight M8000 Series is a highly-integrated bit error ratio (BER) test solution for physical layer characterization, validation, and compliance testing. With support for a wide range of data rates and standards, the M8000 Series provides accurate, reliable results that accelerate your insight into the performance margins of high-speed digital devices.

  • Pulse amplitude modulation 4 (PAM4) and non-return-to-zero (NRZ) formats software-selectable using one piece of hardware
  • NRZ data rates from 2 to 64 Gbit/s pattern generation and error analysis
  • PAM4/6/8 data rates from 2 to 120 GBd pattern generation and up to 120 GBd error analysis (when used with a UXR-Series oscilloscope)
  • Built-in clock / data recovery and equalization from 2 to 120 Gbaud
  • Integrated de-emphasis and adjustable intersymbol interference (ISI)
  • Multi-channel capabilities
  • Flexible hardware ensures investment protection as your application needs change


Key Features

Receiver Characterization and Compliance Testing

Keysight’s bit error ratio test (BERT) system enables the most accurate physical-layer design verification of high-speed communication and multigigabit digital interfaces. Our expert-level support will help you select the high-performance hardware, control software, receiver test, and automation tools needed to help you master your design.

Whether you are working on data center or computing interface technologies, Keysight BERTs offer the most comprehensive choices, from affordable manufacturing test to high-performance characterization and compliance test.

The Keysight BERT supports symbol rates up to 120 Gbaud with non-return-to-zero and pulse amplitude modulation 4/6/8 coding schemes. It also supports digital interfaces such as PCI Express®, USB, MIPI, Thunderbolt, DisplayPort, SATA / SAS, electrical and optical Ethernet 10G / 100G / 400G / 800G / 1.6T, OIF-CEI, Fibre Channel, and PON.


Pulse Amplitude Modulation (PAM)

The 400 Gigabit Ethernet (GE) standards define four-level PAM (PAM4) multilevel signaling as a recommended modulation format to implement serial 400GE data center interfaces. This is an evolution from the two-state NRZ modulation used in 100GE. PAM4 effectively doubles the data rate for a link bandwidth at the expense of reduced signal to noise ratio (SNR).

You require new measurements to characterize impairments that were not an issue in previous NRZ designs. We can help you ensure accurate and repeatable results to accelerate the development of your PAM4 interface components and systems.


M8050A high-performance BERT

  • Up to 120G Baud for NRZ and PAM4
  • PAM6 and PAM8 encoding for 224 Gbps interfaces

M8040A high-performance BERT

  • Up to 64 Gbaud PAM4 and NRZ 
  • Serve both data center (PAM4) and computing (NRZ) with the same two hardware modules via software upgrades 

J-BERT M8020A

  • Up to 32 Gbit/s NRZ 
  • Only capable of NRZ generation and analysis
All modules for the M8040A and M8020A are controlled via the M8070B system software.

Key specifications M8020A M8040A M8050A
Symbol rate PG: 0.256 to 16 GBd
ED: 2 to 16 GBd
PG:2 to 64 GBd
ED:2 to 58 GBd
PG:2 to 120 GBd
ED(UXR):14 to 120 GBd
Channels per  PG module  1 or 2 (2-slot AXIe module incl. clock) 1 or 2 (2-slot AXIe module incl. clock) 1 or 2 (2 or 3 AXIe slots + 1 slot  for clock module)
Line coding NRZ NRZ、PAM4、PAM3 NRZ、PAM4、PAM6、PAM8
Output amplitude 100 mV to 2.4 Vpp dif 0.16 to 1.8 Vpp, diff @ 58 GBd 0.1 to 1.6 Vpp, diff @ 120 GBd
De-emphasis 8 taps 5  taps, 1.6% resolution 7 taps, 0.5% resolution
Intrinsic random jitter 300 fs rms typical <10 mUl rms @>52 Gbd <300 fs rms
Transition time (20/80) 12 ps typical 9 ps @>32 GBd 7 ps @64 Gbd
4 ps@120 Gbd
Jitter injection SJ (LF, HF), RJ, BUJ, Clk/2 SJ (LF, HF), RJ, BUJ, Clk/2 SJ (LF, HF), RJ, BUJ, Clk/2
Error analysis & interactive link training Up to 16 G  Interactive link training for PCIe, USB Up to 58 GBd with M8046A  Interactive link training for PCIe, USB Up to 120 GBd with UXR  Up to 58 GBd with M8046ASJ (LF, HF), RJ, BUJ, Clk/2
Key applications PCle 4.0、USB、SATA 6G
SAS 24G、DP、SD-UHS II、TBT
MIPI、DDR5、PON、64G FC
10/40/100 GbE、OIF-CEI-26G
PCle 5.0、USB4、CCIX、SATA、SAS
PON 64G/128G FC
100/200/400 GbE
OIF-CEI-56G/112G
800G and 1.6T,  others: planned with future release